

CIRCUIT AND METHOD FOR CONTROLLING THE PARKING AND UNPARKING OF A READ-WRITE HEAD

Technical Field of the Invention

5 The invention relates generally to electronic circuits, and more particularly to a circuit and method for controlling the parking and unparking of a read-write head in a disk drive.

BACKGROUND OF THE INVENTION

10 To prevent damage to the read-write head and to the magnetic storage disk when a disk drive is not in use, the disk drive "soft parks" or "hard parks" the head in a safe position with respect to the disk. Soft parking refers to parking the head when the disk drive will remain powered on after the park. For example, the disk drive typically soft parks the head during an extended period of non use such as a sleep or
15 power-conservation mode. Conversely, hard parking refers to parking the head when the disk drive will be powered off after the park such as when one powers down a personal computer.

 According to one technique for hard parking a read-write head, the disk drive moves and retains the head over the center or other portion of the disk where there
20 is no stored data. Typically, a magnetic latch retains the head in the hard-park position until the disk is powered on. Thus, if the parked head contacts the disk, no data will be lost and the data-storage areas of the disk will be undamaged. Such contact may occur if one jostles the disk drive or the computer system incorporating
 the disk drive.

25 Unfortunately, this hard-parking technique is often unsuitable for laptop computers because they are often subjected to movements that are sufficient to jar the head loose from its parked position. As discussed below, an unrestrained head may be damaged, may corrupt stored data, or may damage the disk. Specifically, laptop computers, unlike desktop computers, are carried in many orientations and
30 are jostled relatively frequently and forcefully. At times, this jostling may be sufficient to disengage the parked head from the magnetic retaining latch, particularly when the laptop is positioned such that gravity tends to pull the head out of the latch. Once disengaged from the latch, further jostling may cause the head to contact the

data-storage areas of the disk. Such contact with the disk may corrupt stored data, permanently render the contacted area of the disk unable to store data, or damage the head or the arm to which the head is attached. But even if the jostling of the unparked head causes no data loss or damage, contact between the head and the data-storage areas of the disk as the disk starts to rotate upon power up may cause the data corruption or damage described above.

Referring to Figures 1A and 1B, a prior-art hard-parking/-unparking technique suitable for laptop computers is discussed.

Figure 1A is a top plan view of a disk drive 10, which includes a disk 12 and parking platform 14 upon which the disk drive 10 hard parks an upper read-write head 16. Typically, the platform 14 is plastic and is positioned such that when one is carrying a laptop (not shown) in a normal carrying orientation, the platform 14 is between the ground and the disk 12 such that gravity tends to reinforce the parking of the head 16 on the platform 14. Therefore, the head 16 is less likely to fall off the platform 14 and contact the disk 12 if the laptop is jarred.

Still referring to Figure 1A, the disk drive 10 also includes a read-write head assembly 18, which includes the head 16 and a motor assembly 20 — sometimes called a voice coil motor — for moving the head 16 over the disk 12 during read and write cycles and for parking and unparking the head 16. The motor assembly 20 includes a stationary housing 22 containing one or more permanent magnets (not shown), a head-support arm 24 pivotally mounted to a post 26 and having a first end to which the head 16 is mounted and having a second end that extends into the housing 22, and an electronic coil (not shown in Figure 1A) mounted to the second end of the arm 24. Alternatively, the coil is mounted to or within the housing 22 and the one or more permanent magnets are mounted to the second end of the arm 24.

Figure 1B is a cut-away side view of the disk 12 and the platform 14 taken along lines AA of Figure 1A. The platform 14 has an approximately level parking surface 28 and a ramped side wall 29, which extends from approximately the same level as the upper surface of the disk 12 to the parking surface 28. Typically, the ramped side wall 29 makes an angle of approximately 30° - 60° with respect to the upper surface of the disk 12. For disk drives having a lower read-write head (not shown) in addition to the upper head 16, the platform 14 can be modified accordingly.

Referring to Figures 1A and 1B, the park and unpark procedures of the disk drive 10 are discussed. To hard park the read-write head 16, motor-assembly control circuitry (not shown in Figures 1A and 1B) drives a current through the coil (not shown in Figures 1A and 1B). The magnetic field generated by the energized coil interacts with the magnetic field generated by the one or more permanent magnets in the housing 22 such that the arm 24 pivots about the post 26 and moves the head 16 from a position over the disk 12 (dashed outline), up the ramped side wall 29, and onto the parking surface 28. Once the head 16 is parked on the surface 28, the laptop computer powers down the disk drive 10. To unpark the head 16, the laptop computer first powers up the disk drive 10. Once the disk 12 is rotating at its steady-state speed, the control circuitry energizes the coil such that the arm 24 pivots about the post 26 and moves the head 16 off of the parking surface 28, down the ramped side wall 29, and to a position over the disk 12. Although this technique may be suitable for soft parks and unparks in some applications, the disk drive 10 typically employs another technique for soft parking and unparking the head 16.

To prevent damage to and failure of the disk drive 10 during hard parking/unparking, the disk-drive manufacturer typically specifies the respective speed ranges — typically around 5 inches per second (IPS) — at which the read-write head 16 should be traveling during the above-described hard parking and unparking procedures. If the head 16 is traveling too fast during parking, then it may slam into the ramped side wall 29 at an excessive speed. This may damage the head 16, the motor assembly 20, or the platform 14. In addition, the speeding head 16 may scrape particles from the side wall 29, and these particles may contaminate and damage the disk 12. Likewise, if the head 16 is traveling too fast during unparking, it may bounce off of and thus damage the disk 12. Conversely, if the head 16 is traveling too slowly during parking, then it may have too little momentum to climb the ramped side wall 29 onto the parking surface 28. Likewise, if the head 16 is traveling too slowly during unparking, it may have too little momentum to leave the surface 28 and travel down the side wall 29.

Unfortunately, conventional motor-assembly control circuits (not shown in Figures 1A and 1B) are often unsuitable for implementing the hard-parking/-unparking technique described above in conjunction with Figures 1A and 1B. During normal read and write cycles, such a control circuit typically

operates in a closed-loop configuration, relying on servo signals to indicate the position of the read-write head 16 relative to the disk 12. These servo signals are embedded in the data-storage areas of the disk 12, are read by the head 16, and are fed back to the control circuitry, which uses the fed-back servo signals to control the movement of the head 16. But during the last portion of the hard parking procedure and the initial portion of the hard unparking procedure, the head 16 is beyond the periphery of the disk 12 and thus cannot read the servo signals. Therefore, when the head 16 is beyond the disk periphery, the control circuit does not receive the servo signals and thus effectively operates in an open-loop configuration. Unfortunately, while operating in an open-loop configuration, the control circuit may cause the coil to move the head 16 at speeds that lie outside the respective ranges specified for the hard park and unpark speeds.

SUMMARY OF THE INVENTION

In one aspect of the invention, a control circuit is provided for controlling a motor assembly having a coil and a movable arm. The control circuit includes a drive circuit that can be coupled to the coil and that can generate a drive signal in response to a control signal and a speed signal. The control circuit also includes a sensor circuit that is coupled to the drive circuit, can be coupled to the coil, and that generates the speed signal at a level that corresponds to the speed of the arm.

Thus, in a disk drive, such a circuit can be used to control a read-write-head assembly during parking and unparking of a read-write head. The circuit monitors the speed of the head and uses this speed information as feedback to maintain the speed of the head within a specified range.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A is a top plan view of a conventional disk drive having a read-write-head parking platform.

Figure 1B is a cut-away side view of the disk drive taken along lines AA of Figure 1A.

Figure 2 is a block diagram of the motor assembly and read-write head of Figure 1A and a control circuit for controlling the motor assembly according to an embodiment of the invention.

Figure 3 is a schematic diagram of the drive and park-unpark circuits of Figure 2 according to an embodiment of the invention.

Figure 4 is a timing diagram of the coil-isolation, and sample signals of Figure 3 according to an embodiment of the invention.

5 Figure 5 is a block diagram of a disk-drive system that incorporates the disk drive of Figure 1A and the control circuit of Figure 2 according to an embodiment of the invention.

DESCRIPTION OF THE INVENTION

10 Figure 2 is a block diagram of a read-write-head control circuit 30, which includes the read-write head 16 and the motor assembly 20 of Figure 1A, and which a motor-assembly control circuit 32 according to an embodiment of the invention. The control circuit 32 drives the coil (Figure 3), and thus controls movement of the head 16, during data read and write operations and also during the hard parking and
15 unparking of the head 16 onto the platform 14 (Figures 1A and 1B). During the parking and unparking, the circuit 32 maintains the park/unpark speed of the head 16 within a predetermined range to prevent damage to the head 16 and to the other components of the disk drive.

The motor-assembly control circuit 32 includes a head-position circuit 34, a
20 coil drive circuit 36, and a park-unpark circuit 38. The position circuit 34 generates a head control signal — with a digitized-to-analog converter (not shown) in one embodiment — during data read or write cycles and during both soft and hard park and unpark procedures. During a data read or write cycle, the circuit 34 generates the head control signal such that it causes the motor assembly 20 to position the
25 head 16 over the sector of the disk 12 (Figures 1A and 1B) to be read from or written to. During a soft park or unpark procedure, the circuit 34 generates the head control signal such that it causes the motor assembly 20 to respectively move the head 16 to or from the soft-park position. And during a hard park or unpark procedure, the circuit 34 generates the head control signal such that it causes the motor assembly
30 20 to respectively move the head onto or off of the platform 14 (Figures 1A and 1B). The drive circuit 36 generates a coil drive signal in response to the head control signal from the circuit 34 during data read and write cycles and during soft park and unpark procedures. But during a hard park or unpark procedure, the drive circuit 36

generates the drive signal in response to both the head control signal and a speed signal that indicates the speed at which the head 16 is traveling. Thus, the speed signal causes the drive circuit 36 to maintain the hard-park/-unpark speed of the head 16 within a specified range. The park-unpark circuit 38 is inactive during data read and write cycles and soft park and unpark procedures, but monitors the speed of the head 16 during the hard park and unpark procedures and feeds back this information to the drive circuit 36 in the form of the speed signal.

Still referring to Figure 2, in operation during a read or write cycle the motor-assembly circuit 32 controls the movement of the read-write head 16 between disk data sectors in a conventional manner. Specifically, the position circuit 34 receives a data-position signal, which identifies a sector of the disk 12 (Figures 1A and 1B) to be read from or written to. Via a servo feedback loop, the circuit 34 also receives the disk servo signals, which identify the position of the head 16 with respect to the disk 12. By comparing the actual position (servo signals) of the head 16 with its selected position (data-position signal), the circuit 34 generates the head control signal such that the head 16 moves to the desired position and remains there until a new data-position signal is received. As stated above, the drive circuit 36 converts the head control signal into a coil drive signal, and the park-unpark circuit is inactive or uncoupled from the drive circuit 36.

In operation during a soft park or unpark procedure, the motor-assembly control circuit 32 controls the movement of the read-write head 16 to and from the soft park position — the center of the disk 12 for example — in a conventional manner.

In operation during a hard park or unpark procedure, the motor-assembly control circuit 32 causes the read-write head 16 to attain a speed that is within a specified range and that remains within the specified range approximately until the head 16 is respectively parked or unparked. Specifically, the data-position signal indicates that the circuit 32 is to hard park or unpark the head 16. In response to the data-position signal, the position circuit 34 generates the head control signal such that the head 16 accelerates in the proper direction and to the specified speed. For example, during a hard park procedure, the head control signal causes the head 16 to accelerate toward the parking platform 14 (Figures 1A and 1B). Conversely, during a hard unpark procedure, the head control signal causes the head 16 to

accelerate from the platform 14 toward the disk 12. Because the head 16 will not be over the disk 12 for a significant portion of both the park and unpark procedures, the position circuit 34 ignores the servo signals during these procedures. Furthermore, the control circuit 32 uses negative feedback to prevent the drive circuit 36 from
5 accelerating the head 16 beyond the specified speed range. Specifically, the park-unpark circuit 38 monitors the speed of the head 16 via the motor-assembly coil (Figure 3) and feeds back the speed signal to the drive circuit 36. The speed signal causes the drive circuit 36 to generate the drive signal such that once the head 16 attains a speed within the desired range, the head speed remains within this range
10 until the head 16 is respectively hard parked or unparked. For example, during a hard park procedure, the circuit 38 causes the drive circuit 36 to maintain the head speed within the specified range approximately until the head 16 is on the parking surface 28 of the parking platform 14 (Figure 1B). Similarly, during an unpark procedure, the circuit 38 causes the drive circuit 36 to maintain the head speed
15 within the specified range approximately until the head 16 is over the disk 12.

To end the hard park and unpark procedures, the attainment of the final park and unpark positions may be determined by monitoring the current through or the voltage across the motor-assembly coil or by other means, the operation of the park-unpark circuit 38 may be timed, or a combination of monitoring and timing may
20 be used. For example, a high or rapidly rising coil current can indicate that the head 16 is stationary, and thus has reached its parked position on the platform 14 (Figures 1A and 1B). Conversely, a low or rapidly falling current can indicate that the head 16 is moving from its parked position. On the other hand, if the operation of the circuit 38 is timed, then the disk-drive manufacturer may empirically determine and program
25 the circuit 32 with park and unpark times during the testing of the disk drive.

Figure 3 is a schematic diagram of the coil drive circuit 36 and the head park-unpark circuit 38 of Figure 2 according to an embodiment of the invention.

The circuit 36 includes an integrator 50 having inverting (-) and noninverting (+) input terminals and negative-feedback components C1, C2, and R1. The
30 inverting terminal receives the head control signal from the position circuit 34 (Figure 2) via an input resistor R2, and the noninverting terminal receives a bias voltage that equals $V_{cc}/2$ in this embodiment. Tristatable buffers 52 and 54, which are also biased to $V_{cc}/2$, receive the output signal from the integrator 50 and generate a drive

signal for differentially driving a coil 56 of the motor assembly 20. Although a single coil 56 is shown, the motor assembly 20 may have multiple coils 56 that are driven by multiple pairs of buffers 52 and 54. A series sense resistor R_s converts the current through the coil 56 into a sense voltage. A feedback amplifier circuit 60
5 includes inverting and noninverting input terminals, an input resistor R_3 , input/bias resistors R_4 and R_5 , and a negative-feedback resistor R_6 . The amplifier circuit 60 has its noninverting terminal biased to $V_{cc}/2$ and differentially amplifies the sense voltage and feeds the amplified sense voltage back to the inverting terminal of the integrator 50 via an input resistor R_7 . In one embodiment, the product of the gain of
10 the amplifier circuit 60 and the value of the sense resistor R_s is unity. In one example of such an embodiment, the components of the circuit 36 have the following values: $C_1 = 1000$ picofarad (pf), $C_2 = 100$ p, $R_1 = 62$ kilohms ($k\Omega$), $R_s = 0.25\Omega$, $R_3 = 30k\Omega$, $R_4 = R_5 = R_7 = 10k\Omega$, $R_6 = 70k\Omega$, and the buffers 52 and 56 each have unity gain.

15 The circuit 36 may also include an optional comparator 80, which compares the current through the coil 56 to a reference value to determine if the head is parked during a hard-park procedure or unparked during a hard-unpark procedure. Specifically, the circuit 36 compares the amplified sense voltage from the amplifier 60 to a reference voltage V_{ref} during a hard-parking or -unparking procedure.

20 Still referring to Figure 3, the park-unpark circuit 38 includes an amplifier circuit 82 for differentially sensing and amplifying the coil 56 back voltage — often called the back electromotive force (BEMF) — which is proportional to the speed at which the head 16 (Figure 1A) is traveling. The amplifier circuit 82 has a noninverting input terminal biased to $V_{cc}/2$ and includes an input resistor R_8 ,
25 input/bias resistors R_9 and R_{10} , and a negative-feedback resistor R_{11} . Because the coil 56 typically has some internal resistance, current flowing through the coil generates a voltage that is superimposed upon the back voltage. Therefore, to obtain an accurate reading of the back voltage, the circuit 38 also includes a sample-and-hold circuit 84 for sampling the amplified back voltage from the amplifier circuit
30 82 during periods when approximately zero current flows through the coil 56. The sample-and-hold circuit 84 includes a holding capacitor C_3 , which is biased to $V_{cc}/2$, and couples the sampled back voltage, *i.e.*, the speed signal, to the inverting

terminal of the integrator 50 via an input resistor R12, which may be variable.

Because the speed signal is only needed during a hard park or unpark of the head 16, a switch 86 is closed during hard-park and -unpark procedures and is opened at all other times to uncouple the park-unpark circuit 38 from the input of the drive circuit 36. In one embodiment, the components of the circuit 38 have the following values: C3 = .015 microfarads (μ f), R8 = R9 = R10 = R11 = 10k Ω , and R12 is a 3k Ω potentiometer.

In conventional operation during a read or write cycle, the head control signal has a control-signal voltage that causes the drive circuit 36 to drive a current through the coil 56, and this current causes the head 16 (Figure 1A) to move from its current position over the disk 12 (Figures 1A and 1B) to the data sector to be read from or written to. The position circuit 32 (Figure 2) may conventionally generate the head control signal in either a pulse-width-modulation (PWM) or linear mode. In one embodiment, Vcc = 12 volts (V), and the control-signal voltage has a value between 5V and 7V, which is ± 1 V swing about the integrator 50 bias voltage $V_{cc}/2 = 6$ V. In response to the control signal, the integrator 50 generates a voltage ramp at its output. The slope of the voltage ramp has a magnitude that is proportional to the magnitude of the control-signal voltage, a negative slope if the control-signal voltage is greater than the bias voltage $V_{cc}/2$, and a positive slope if the control-signal voltage is less than $V_{cc}/2$. The buffers 52 and 54 differentially drive the coil 56 with the voltage ramp. For example, if the voltage ramp is currently at 8V — this is 2V above the buffer bias voltage $V_{cc}/2 = 6$ V — then the buffer 52 generates -2V on one side of the coil 56 and the buffer 54 generates +2V on the other side such that the series combination of the coil 56 and Rs has 4V across it. Thus, if Rs = 0.25 Ω , then there is 1 ampere (A) of current flowing the coil 56.

As the current through the coil 56 increases, so does the sense voltage across Rs, and thus the voltage that the amplifier circuit 60 feeds back to the inverting terminal of the integrator 50 also increases. Because this feedback voltage is negative with respect to the control-signal voltage, it tends to reduce the current into the summing node of the integrator 50, and thus tends to reduce the slope of the voltage ramp, i.e., the rate at which the voltage ramp increases. Thus, the amplifier circuit 60 provides negative feedback that stabilizes the drive circuit 36. How quickly the magnitude of the feedback voltage approaches the magnitude of the

control-signal voltage depends on the transfer function of the loop formed by the integrator 50, the buffers 52 and 54, the coil 56, R_s , and the amplifier circuit 60.

The position circuit 34 (Figure 2) continually monitors the servo signals from the disk 12. As the servo signals indicate that the head 16 is getting closer to the
5 desired data sector, the circuit 34 reduces the control-signal voltage until it eventually equals the bias voltage $V_{cc}/2$. As the magnitude of the control-signal voltage decreases, the feedback voltage from the amplifier circuit 62 causes the integrator 50 output voltage to ramp back toward the control-signal voltage. Once the integrator 50 output voltage settles to $V_{cc}/2$, the differential voltage across, and
10 thus the current through, the coil 56 and R_s is zero, and the head 16 is over the desired data sector of the disk 12.

Figure 4 is a timing diagram of the coil-isolation and sample signals of Figure 3 during a hard park or unpark of the head 16 (Figure 1A).

Referring to Figures 3 and 4, the operation of the drive circuit 36 and park-
15 unpark circuit 38 during a hard park and unpark procedure is discussed. As described above for a data read or write cycle, the position circuit 32 (Figure 2) generates the head control signal having a control-signal voltage to move the head 16 (Figure 1A) toward the hard-park or -unpark position, and the amplifier circuit 60 provides negative feedback to stabilize the drive circuit 36. The control-signal
20 voltage may be empirically determined by the manufacturer to provide an appropriate acceleration to the head 16 for hard parking and unparking. Alternatively, for hard parking, the control-signal voltage may vary depending upon the initial pre-park position of the head 16. Because the head 16 cannot read the servo signals while it is not over the disk 12, the position circuit 32 (Figure 2) cannot
25 use the servo signals to gradually reduce the control-signal voltage as the head 16 approaches the hard-park or -unpark positions. Thus, the park-unpark circuit 38 effectively provides the feedback that the servo signals cannot such that the drive circuit 36 does not accelerate the head 16 to speeds that are outside of the specified range for hard parking and unparking, and thus does not cause damage to the head
30 16 or other disk-drive components.

Referring to Figure 4, the head-park and -unpark procedures are each subdivided into a repeating series of time periods T1, T2, and T3. During T1, a sample/isolation circuit (not shown) generates the coil-isolation signals at a

buffer-enable level — here logic 0 — to allow the drive circuit 36 to drive the coil 56 and thus accelerate the head 16 toward the hard-park or -unpark position.

During T2, the sample/isolation circuit transitions the coil-isolation signals to a buffer-disable level — here logic 1 — to electrically isolate the coil 56 from the integrator 50 so that the coil current can decay to approximately 0A. As discussed above in conjunction with Figure 3, by allowing the current through the coil 56 to decay to approximately 0A, the circuit 38 can monitor the coil back voltage, which is proportional to the speed of the head 16. In one embodiment, the duration of T2 is empirically determined by the disk-drive manufacturer as sufficient to allow the coil current to decay to approximately 0A. Alternatively, the sample/isolation circuit can monitor the output of the comparator 80 to determine when the coil current has decayed to approximately 0A. For example, the manufacturer may choose the value of V_{ref} such that the comparator 80 changes states when the coil current falls below a predetermined value such as 100 milliamps (mA). In response to the comparator 80 changing states, the sample/isolation circuit can extend T2 for a predetermined time that is sufficient to allow the coil current to decay to 0A. This predetermined time may be empirically determined and programmed into the sample/isolation circuit by the disk-drive manufacturer. Because of errors that can be introduced by the offset voltages of the amplifier circuit 60 and the comparator 80, this technique is often preferred over setting $V_{ref} = 0V$ such that the comparator 80 changes states when the coil current decays to approximately 0A.

During T3, the current through the coil 56 is approximately 0A such that the only voltage component across the coil 56 is the back voltage, which is proportional to the speed of the arm 24 through the motor housing 22 (Figure 1A), and thus which is proportional to the speed of the read-write head 16. The sample/isolation circuit (not shown) transitions the sample signal to a sample level — here logic 1 — which causes the sample-and-hold circuit 84 to sample the amplified back voltage from the amplifier 82. The circuit 84 feeds back the sampled back voltage to the integrator 50 to adjust the magnitude of the ramp voltage, and thus the coil drive signal, in much the same way that the feedback voltage from the amplifier circuit 60 adjusts the magnitude of the ramp voltage as described above in conjunction with Figure 3.

Still referring to Figures 3 and 4, the sequence of events occurring during T1, T2, and T3 is repeated one or more times to maintain the head 16 within the

specified speed range until it is hard parked or unparked. That is, by monitoring the back voltage across the coil 56 and adjusting the drive signal to maintain the back voltage at a relatively constant level, the park-unpark circuit 38 causes the drive circuit 36 to drive the coil 56 such that the head 16 moves at a relatively constant speed during hard parking and unparking. One can set the head speed according to conventional circuit principles by adjusting a number of variables including the level of the control-signal voltage from the head position circuit 34 (Figure 2), the gain of the amplifier circuit 82, and the setting of the optional potentiometer R12.

The sample/isolation circuit halts the hard-park/-unpark sequence when the head 16 is hard parked or unparked. The sample/isolation circuit does this by opening the switch 86 and signaling the head position circuit 34 (Figure 2) either to transition the control-signal voltage to a value that will cause the current through the coil 56 to settle to 0A (hard park) or to continue normal read or write operations (hard unpark). In one embodiment, the manufacturer programs the sample/isolation circuit such that the series of T1-T2-T3 sequences lasts for a predetermined time that the manufacturer has empirically determined to be sufficient to hard park and unpark the head 16. This time may be the same or different for the hard park and unpark procedures. Alternatively, the sample/isolation circuit can monitor the current through the coil 56 via the comparator 80 to determine the end of the park/unpark sequence. Specifically, during the parking procedure, once the head 16 comes to rest on the parking surface 28 (Figure 1B), the current through the coil 56 increases rapidly because there is no back voltage to oppose it. Thus, the voltage across R_s and the circuit 60 output voltage, which are proportional to the coil current, also increases rapidly. Therefore, V_{ref} can be set such that when the coil current exceeds a predetermined value, the output of the comparator 80 changes states to indicate that the head 16 is parked. Similarly, during the unparking procedure, the coil current rises rapidly until the head 16 begins moving off of the parking surface 28 (Figure 1B). Once the head 16 begins to move, the coil current levels off and decreases because the movement-induced back voltage opposes it. Therefore, V_{ref} can be set such when the coil current falls back below a predetermined value after an initial rapid rise, the output of the comparator 80 changes states to indicate that the head 16 is unparked.

Still referring to Figures 3 and 4, in one embodiment, the sample/isolation circuit (not shown), which generates the sample and coil-isolation signals as described above, is programmed such that $T1 \approx 500$ microseconds (μs), $T2 \approx 300$ μs , and $T3 \approx 50$ μs such that the sum of these periods provides a hard-park/-unpark cycle of approximately 1 millisecond (ms). In another embodiment, the sample/isolation signal includes a register having a bit whose value controls the state of the switch 86. In yet another embodiment, the sample/isolation signal is similar to one or more of the circuits discussed in U.S. Patent Application Serial No. 09/135,471 (Attorney Docket No. 97-S-164), filed August 17, 1998, and assigned to the same assignee as the present application.

Figure 5 is a block diagram of a disk-drive system 140 according to an embodiment of the invention. Specifically, the disk-drive system 140 includes a disk drive 142, which incorporates the control circuit 32 of Figure 2. The disk drive 142 includes the read-write head 16, a write-channel 146 for generating and driving the head 16 with a write signal, and a write controller 148 for interfacing the write data to the write-channel circuit 146. The disk drive 142 also includes a read-channel circuit 152 for receiving a read signal from the head 16 and for recovering the written data from the read signal, and includes a read controller 144 for organizing the read data. The disk drive 142 further includes one or more disks 156, each of which may contain data on one or both sides. In one embodiment, the disks 156 are each similar to the disk 12 of Figures 1A and 1B. The read-write head 16 writes/reads the data stored on the disks 156 and is connected to the support arm 24. The control circuit 32 drives the coil 56, which positionally maintains/moves the arm 24 so as to positionally maintain/radially move the head 16 over the desired data on the disks 156 as discussed above in conjunction with Figures 2 and 3. A spindle motor (SPM) 164 and a SPM control circuit 166 respectively rotate the disks 156 and maintain them at the proper rotational speed.

The disk-drive system 140 also includes write and read interface adapters 168 and 170 for respectively interfacing the write and read controllers 148 and 154 to a system bus 172, which is typically specific to the system used. Typical system busses include ISA, PCI, S-Bus, Nu-Bus, etc. The system 140 also typically has other devices, such as a random access memory (RAM) 174 and a central processing unit (CPU) 176 coupled to the bus 172.

From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention.

